Abstract-A low-cost and comprehensive built-in self-test (BIST) methodology for analog and mixed-signal circuits is described. We implement a time-division multiplexing (TDM) comparator to analyze the response of a circuit under test with minimum hardware overhead. The TDM comparator scheme is an effective signature analyzer for on-chip analog response compaction and pass/fail decision. We apply this scheme to an oscillation-test environment and implement a low-cost and comprehensive vectorless BIST methodology for high fault and yield coverage. Our scheme allows a tolerance in the output response, a feature necessary for analog circuits. Both oscillation frequency and oscillation amplitude are measured indirectly to increase the fault coverage. We provide a theoretical analysis of the oscillation that explains why the amplitude measurement is essential. Simulation results demonstrate that the proposed scheme can significantly reduce test time of the oscillation-test while achieving higher fault coverage.
for complex mixed-signal circuits. In addition, BIST can be a solution to testing the intellectual property (IP), core-based system-on-a-chip (SOC) ICs. In most cases, the core integrators have limited knowledge of the internal circuit design and operation of IP cores. Therefore, the core creator must prepare the testability solution and deliver it with the IP core.
In order to have a comprehensive BIST solution for all these problems, the test stimulus generator, measurement circuit, and pass/fail decision circuit need to be placed on the same chip. Then, the BIST can be used not only for manufacturing test, but also for field test and as a solution for IP core test.
Several BIST schemes have been proposed in the past for testing analog and mixed-signal circuits [1] [2] [3] [4] [5] [6] . Some of them [1] , [2] have focused on on-chip test stimulus generation. Even though various schemes for on-chip sinusoidal or multitone stimulus generation have been developed, hardware overheads for these schemes may still be unacceptable for many mixed-signal circuits. Other work focused on efficient on-chip measurement and decision schemes [3] [4] [5] [6] . Many schemes assume the availability of on-chip hardware such as linear feedback shift registers (LFSRs) [3] , [4] , an analog-digital converter (ADC) [3] , [5] , [6] or a digital-analog converter (DAC) [3] . In some research, powerful computing capability such as a DSP core is assumed to be available on-chip even for mixed-signal circuits [3] .
The issue of circuit specification tolerance margins is covered well in [5] and [6] , but these schemes assume an on-chip ADC, which makes them limited to only certain mixed-signal circuits. Test-stimulus generation is another unsolved problem for these schemes.
Tolerance margin can be addressed as an issue in fault classification. Generating a boundary between good and faulty circuits is not simple in the analog domain, and has been considered a difficult problem. There are two reasons for this problem. First, many proposed techniques are defect-oriented tests, and the direct measurements of specifications are avoided. The go/no-go decision of the test has to be made from the indirect measurements of the specifications. Second, unlike in digital circuits, the boundary of analog circuits should include the tolerance margins. A solution to this problem could be the application of statistical techniques [3] , [7] [8] [9] [10] . For thousands of samples in the training set, several statistical techniques have been applied to classify the faulty circuits from good circuits. These statistical techniques can also be applied to the output response of our TDM comparator to further increase the fault coverage, but it is beyond the scope of this paper.
The oscillation-test methodology (OTM) [11] , [13] [14] [15] [16] [17] [18] [19] [20] [21] has been proposed as a vectorless scheme for both general manufac-turing test for defects using external testers and an oscillation BIST (OBIST) scheme. This vectorless testing concept is appealing since the generation of an on-chip pure sinusoidal stimulus requires significant hardware overhead. Therefore, OTM seems to be a promising solution for the test stimulus problem. Most research on OTM has focused on how to convert a circuit into an oscillator in test mode. However, there has not been extensive research on: 1) how to maximize the fault coverage and 2) how to minimize the test time [22] . We describe an efficient signature analysis scheme for these two important issues.
In this paper, analog filters are used as our benchmark circuits following the usual practice [11] [12] [13] [14] , [18] [19] [20] [21] . However, there will be no limitation in applying our technique to other benchmark circuits. For example, our technique can be applied to the oscillation signal from the dual-slope ADC [11] . Our technique will analyze the oscillation output from the dual-slope ADC when it is converted into a oscillator in test mode. The nominal oscillation frequency of the dual-slope ADC was 1.53 MHz in [11] , and our TDM comparator can be used to measure the frequency and amplitude as is done in this paper.
The only exception would be the digital-to-analog converter (DAC) test in [17] in which the DAC under test is located in the feedback loop of a single bit delta-sigma modulator. To establish different oscillation conditions, the DAC input is switched between two predetermined digital codes stored in two test registers. The quality of the DAC is measured by quantifying the modulator output. Even though this paper has been published as an oscillation-test, it is significantly different from other oscillation-test methodologies in the sense that the oscillation is controlled by the digital input to the DAC under test, unlike other methods that move the poles into the right-hand plane in the s-domain. That is, the DAC under test in this approach controls the oscillation by digital input to the DAC, and requires relatively large hardware overhead, while the traditional oscillation-test boasts its simplicity. Therefore, in our opinion, Hassan's technique [17] may not be categorized as a general oscillation-test. This paper is organized as follows. Section II addresses the two issues in detail. Section III explains the TDM comparator scheme and how we can implement a comprehensive BIST scheme by incorporating the oscillation-test mode. We describe a detailed implementation of the signature analyzer, and also review the advantages of the proposed scheme. The nonlinear analysis of oscillation behavior is done in Section IV. Section V gives the simulation results for catastrophic faults as well as parametric faults to illustrate the effectiveness of the proposed technique. Conclusions are presented in Section VI.
II. OSCILLATION TEST METHODOLOGY
The basic idea of OTM is to convert a CUT into a circuit that oscillates. Faults in the CUT which cause the oscillation frequency to deviate from its tolerance band can be detected. When this technique is used, no application of test vectors is necessary.
There has been significant research on the oscillation-test methodology. However, in spite of the importance of the two issues of test time and fault coverage, which would significantly affect the quality of the test, these issues have not been thoroughly addressed in prior work. Most previous research has focused only on how to convert a CUT to an oscillator; a method for analyzing the oscillation frequency on-chip has not been thoroughly developed. In this paper, we are focusing on these two important issues of testing, which are fault coverage and test time.
A. Fault Coverage
Many researchers have shown that the OTM can achieve high fault coverage for catastrophic faults. However, there is a limitation on the maximum parametric fault coverage that can be achieved by measuring the oscillation frequency. Recent research [19] shows that the oscillation frequency cannot achieve sufficiently high fault and yield coverage, and it proposes to measure the amplitude of the oscillation as well as the oscillation frequency. It has demonstrated that some of the parametric faults do not affect the oscillation frequency, while they change the oscillation amplitude. Therefore, in order to achieve high parametric fault coverage, it would be essential to detect the variation of both oscillation amplitude and oscillation frequency.
In [19] , the oscillation amplitude was measured only at the primary output of the CUT, and an on-chip amplitude measurement technique was not developed. The oscillation amplitude at the primary output of the circuit could be sensitive only to the faulty components adjacent to it. The oscillation amplitude may not be sensitive to the faulty components that are not adjacent to the primary output. In order to achieve high parametric fault coverage, internal nodes should be monitored in addition to the primary output. This approach will be developed in this paper. In our simulations in Section V, it will be shown that the monitoring of internal nodes can significantly increase the fault coverage.
B. Test Time to Measure Oscillation Frequency
Significant test time can be another drawback of the oscillation-test methodology, since the accurate calculation of oscillation frequency requires a large measurement time. The test time of oscillation-test would be on the order of seconds if we do not incorporate an efficient signature analysis technique, as we show in Section V. Direct measurement of the oscillation frequency could take a second or more. Even worse, if a large circuit is partitioned into several small circuits that oscillate [19] , the total test time using oscillation-test could be more than several seconds, which is prohibitively long for a go/no-go test in production.
Also, it has been found that different oscillator structures have different sensitivity to a set of components, and it has been suggested that it would be desirable to construct more than one oscillator from the CUT to increase the fault coverage [16] . This will increase the test time even further.
In this paper, we demonstrate that the test time can be significantly reduced by indirectly measuring the oscillation frequency. Direct measurement of the low-frequency oscillation signal takes significant test time. By using the fast comparator as a signature analyzer, we can measure the oscillation frequency with high accuracy. Our TDM comparator scheme will be shown to be an effective technique to measure both the oscillation frequency and the amplitude of the oscillation signal with significantly less test time. III. TDM COMPARATOR BIST SCHEME Fig. 1 shows the comprehensive BIST scheme using the TDM comparator. The CUT is converted to an oscillator in test mode [11] , then, the oscillation waveform is compared with the reference voltages 1 and 2, and the comparison results are accumulated into the counters according to the clocks and , using time-division multiplexing. The tolerance to noise is increased by accumulating the comparator output sequence, since the effect from the noise and jitter can be canceled out as was done in the integrator scheme [5] . Also, the accumulation generates a compressed signature, so that the storage requirements for the BIST circuit can be relieved. In general, the proposed scheme generates effective signatures with only one cycle of the oscillation signal after the oscillation has stabilized. However, the measurement could be repeated for several cycles and results could be averaged to increase the tolerance to noise even more. In the simulation results in Section V, only one cycle of oscillation is measured.
Each counter has a unique value as a signature for the CUT, and the respective tolerance band is decided as shown in Section V. Reference voltages can be determined during the BIST design phase allowing a designer more flexibility to analyze the output response. Fig. 2 shows an example of two reference voltages. When the oscillation signal is higher than a reference voltage, the comparator will generate a sequence of ones for each TDM clock cycle. In this case, we are assuming that the oscillation signal is connected to the positive input and the reference voltage is connected to the negative input of the TDM comparator. In Fig. 2 , for example, will have a long sequence of ones since the voltage level of the oscillation signal is higher than , while will have a short sequence of ones at the TDM comparator output. The reference voltage of is the virtual ground of analog circuits, which is in general. Detailed explanations follow. Fig. 3 shows a popular comparator circuit, which was first used to implement a six-bit flash ADC [32] in 1979. When the half-clock cycle turns on, the switch connecting the input and output of the inverter is turned on and the inverter is set to its bistable operating point, , where the output voltage equals the input voltage
A. Low-Cost TDM Comparator Design
With this inverter set to its bistable operating voltage, the other side of is charged to
When the clock turns off, the inverter is put into a very unstable condition and will go either high or low depending on its input voltage. When the clock turns on, the other side of is pulled to . Since the inverter side of the capacitor is floating, must keep its original charge, and the inverter's input will change by the voltage difference . Since the inverter's input was bistable, the voltage difference will determine whether the output will become low or high (4) (5) (6) (7) (8) is the gain of an inverter as shown in (9), which is actually the gain of a push-pull CMOS inverting amplifier where and are the small-signal transconductances from gate to channel for n-channel and p-channel transistors, respectively [34] . Also, and are conductances of the drain-to-source for n-channel and p-channel transistors, respectively. Since is significantly larger than , a CMOS inverter can have sufficient gain as an amplifier (9) The comparator in Fig. 3 is modified to implement the TDM comparator in Fig. 4 . Two comparator stages are shown in Fig. 4 . The first stage is a modified version of the comparator in Fig. 3 , and the second stage is a simple inverting comparator [34] to convert the output level of the first stage into two binary levels. Since the output of the first-stage comparator during is an undesirable intermediate level, approximately , it must be converted to binary levels for digital counters. The bias voltage, , for the second comparator does not require high precision, so voltage division by resistors is used here. The trip voltage of the second comparator depends on , and is easily calculated as in [34] .
can be set lower than the , so that the output of the TDM comparator during will be zero. Equation (10) shows the gain of the second comparator, which will increase the overall gain of the TDM comparator in Fig. 4 , as shown in (11) (10) (11) Fig. 5 shows an example of clocks and which are common nonoverlapping clocks in digital logic. The switches used here can be implemented with CMOS switches [34] . In Figs. 4 and 5, is divided into three clocks, , , and . These three clocks are used to turn on, or multiplex, the switches for the three reference voltages, , , and , respectively. Since the reference voltages are multiplexed according to the time slots, will be compared with three reference voltages.
B. Voltage Reference Circuit
Accurate voltage reference would be essential for the comparator to generate the correct sequence of ones and zeros for the counters. In general, most analog and mixed-signal circuits have on-chip bandgap reference [33] , which generates supplyindependent and temperature-independent voltage reference. In CMOS process, the base-emitter voltage of the parasitic bipolar transistor is used to generate the negative temperature coefficient (TC). This negative TC voltage is compensated by the positive TC voltage generation circuit, which is the difference between the base-emitter voltages of two bipolar transistors. Since we are assuming that the bandgap circuit is an existing analog component and is not part of BIST, the detailed discussion of the bandgap circuit design is referred to general textbooks such as [34] .
The TDM comparator can use the same on-chip bandgap reference as other analog circuits, or can use the external voltage reference in test mode. Fig. 6 shows an example of the voltage division circuit, which is commonly used in many precision analog circuits such as analog-to-digital converters. The hardware overhead will be one amplifier and resistors where is the number of voltage references for the TDM comparator. The input voltage comes either from the on-chip bandgap refer- 
The process variation of resistors and capacitors can be as much as 10% or higher in standard CMOS processes. However, this voltage reference circuit is a pure resistive circuit, and the process variation has an insignificant effect on accuracy. Process variations will affect the sheet resistance of the resistive layers such as a salicide-blocked polysilicon. The variation of sheet resistance will increase or decrease resistance of all resistors in the circuit. For example, even if we assume that the sheet resistance has 10% variation from the nominal value, the voltage references in Fig. 6 can still maintain the same accurate voltage levels regardless of the process variation. It can be simply proved from (12) or (14) , as the resistors in the numerator have 10% variation, while the resistors in the denominator also have 10% variation. Since both numerator and denominator have the same variation, the reference voltage level does not change. In other words, the ratio of components is more important than the absolute value of components. For most analog circuits, the ratio of the components in the local area will determine the performance, since all components will be placed closely in the layout. Therefore, the primary interest is in matching properties of local components, and the intradie variation of components will not be a significant factor.
However, the mismatches of each resistor would degrade the accuracy of the voltage references. The common analog layout practices such as the interdigitization and common-centroid would be required to guarantee process-independent voltage references. If there is an error in the reference circuit, the TDM comparator's output will be significantly different from the nominal value, and can be easily detected.
C. Measurement of Both Oscillation Frequency and Amplitude
The signature analysis of oscillation-test methodology should consider that the oscillation signals of most analog circuits are low-frequency signals. For example, the oscillation frequencies of the state variable filter in Section V and dual-tone multifrequency in [19] are around 1 kHz. If we try to measure the oscillation frequency directly, it may take a significant amount of time, which will increase the manufacturing cost. Therefore, it is preferable to have an indirect measurement scheme of oscillation frequency and amplitude, which can also represent the tolerance band of the CUT.
The TDM comparator scheme measures the width and amplitude of the oscillation by comparing the oscillation signal with each reference voltage for each time slot. This scheme is an indirect and efficient measurement of both oscillation frequency and amplitude with low hardware overhead. Since the digital clock is significantly faster than the oscillation frequency, multiplexing the clocks and will have a sufficient number of comparisons for each oscillation cycle. The comparison result will be accumulated into the digital counters which represent the signature of the CUT.
The oscillation frequency, , can be calculated from the TDM counter value as (15) is the number of oscillation cycles that the TDM comparator has operated on, and is the total number of clocks during . is the clock frequency for the TDM clock, and it can be represented as (16) where is the number of time-division multiplexing and is the frequency of the main system clock. When we use the TDM comparator to measure the oscillation frequency, a separate counter, , has been dedicated to count all clocks in the oscillation cycles. The reference voltage for is 0 volt, which is the analog ac ground as shown in Fig. 2 . The TDM comparator will detect the beginning and the end of one cycle, and the will count all the clocks within that cycle.
The required minimum TDM clock frequency to detect the deviation of oscillation frequency can be calculated by the nominal oscillation frequency of the CUT and the required measurement accuracy. For example, Fig. 7 shows two oscillation signals. In order to guarantee the detection of the frequency deviation, at least one more comparison should be done for the signal. This requirement is summarized in (17), where is the one clock period and and are cycle times of oscillation signal 1 and 2, respectively (17) Since the cycle time equals the inverse of the oscillation frequency, (17) can be modified as (18) , where is the TDM clock frequency, and and are the frequency of and , respectively (18) If the measurement resolution of 1 Hz is desired for the oscillation frequency, then the minimum requirement for the TDM clock speed can be simplified as (19) , where the frequency of oscillation signal 2 is substituted by (19) From (19) , the minimum TDM clock will be 1 MHz if the nominal oscillation frequency is 1 kHz. If the number of timedivision multiplexing is three, the system clock frequency of 3 MHz would be sufficient to achieve the accurate measurement of oscillation frequency with 1 Hz measurement resolution.
D. Internal Node Selection to Enhance Testability
The testability of the circuit can be enhanced by observing internal nodes as well as the primary output. The TDM comparator can be modified to observe internal nodes. In Figs. 4 and 5, only the clock was divided into three time slots and multiplexed to select the reference voltages, and the output response was connected only from the primary output of the CUT.
The clock can also be divided into three time slots and multiplexed to select internal nodes of the CUT. Only two additional switches are required to modify the TDM comparator in Fig. 4 . The signal from each internal node is compared with its respective reference voltage and is accumulated into its respective counter to generate a signature as shown in Section V.
In the oscillation-test methodology, the sensitivity of the oscillation amplitude is highest for the component that is near the node. If we assume that a resistor is connected to the input node and that the resistor has a parametric fault, then the oscillation amplitude of the input node is more sensitive than the output node. This is shown in the simulations in Section V. This sensitivity gives us significant information, which helps us detect a faulty component. Measuring the output oscillation amplitude alone does not provide sufficient high parametric fault coverage, and monitoring internal nodes can significantly enhance the testability.
In this paper, the selection of internal nodes is achieved through the following steps: 1) indirectly measure the oscillation frequency using a TDM counter, as can be done using (15) . Most catastrophic faults and many parametric faults can be detected with this indirect frequency measurement; 2) find the undetected parametric faulty components; 3) monitor internal nodes near the undetected faulty components. Indirect measurement of oscillation frequency using (15) is only for testability analysis, and the pass/fail decision can be made directly from the value.
Since all transistors have parasitic capacitances, switches of the TDM comparator add parasitic components to the CUT. For example, the node 1 in Fig. 16 is monitored in Section V, so the node 1, which is the negative input of the opamp 1, will have an extra parasitic capacitance caused by a TDM switch. If we ignore the parasitic capacitances of the resistors that would be smaller than the parasitics of the transistors, the total parasitics of the node 1 will be (20) is an input transistor of the opamp in Fig. 17 , which is used for the state variable filter. The gate-to-source capacitance is the dominant one when a transistor is in saturation mode, whereas the gate-to-drain capacitance and the gate-to-bulk capacitance are relatively small [34] . In general, the lengths of the opamp transistors are at least twice the minimum to decrease the channel-length modulation effect, while the lengths of CMOS switches are minimum to reduce the turn-on resistance. Also, the input transistor pair of the opamp has a large width in order to increase the gain and to decrease the noise. Therefore, the parasitics of the large input pair would be more significant than the parasitics of the switches when all transistors are in saturation mode. When the CUT is in normal operation mode, the BIST circuit is disabled, which means that the switches of the TDM comparator are in the off state. When the transistors turn off, decreases significantly. Since the TDM switches turn off in normal operation mode and turn on only in test mode, in the off state will be even further reduced and will become less significant than . In summary, is the dominant parasitic capacitance and the parasitic capacitance of the TDM switch is insignificant. Similar reasoning can be applied to other internal nodes. A further discussion of parasitic capacitance can be found in [34] .
E. Virtual Ground Explosion
In this section, an interesting circuit behavior during the oscillation will be investigated, which will be used by the TDM comparator to increase the fault coverage. Fig. 8 shows an analog integrator, which is a basic analog building block and also a part of our benchmark circuit, the state variable filer, in Section V-A (21) Equation (21) shows the well known integrator equation from Fig. 8 . Because of the high gain of the opamp, the negative input can be treated as a virtual ground. In the ideal case, the integrator output will follow (21) , and design effort has to be made to limit the signal swing so that the deviation from the ideal equation can be minimized.
The practical opamp will always have the maximum output swing, which is decided by the power supply rails and the architecture of the opamp's output stage. During oscillation, the signal swing can be out of the operation range, and the signal will be clipped by the opamp maximum output swing as shown in Fig. 9 .
When clipping of the signal happens, the voltage input to the virtual ground will deviate from the ideal small-signal be- havior. In other words, the negative input of the opamp fails to be a virtual ground showing large-signal behavior, which will be called virtual ground explosion in this paper. Fig. 9 shows the virtual ground explosion during the output clipping state. This can be observed from circuit simulation as shown in Fig. 18 in our benchmark circuits.
Most of the previous oscillation-test papers have used the technique to move the poles into the RHP, and let the power supply rails operate as a limiter. In these cases, if we simply try to measure the amplitude at the primary output, the parametric faults will not vary the maximum amplitude, which is the power supply rail, and cannot be detected. Saturation is a usual phenomenon in oscillator design, and a direct measurement of the oscillation amplitude is not possible in most cases. In most oscillation-tests, the feedback circuit is implemented either by an inverter or by a direct feedback connection to minimize hardware overhead [11] [12] [13] [14] [15] , [19] , [21] . Therefore, the virtual ground explosion is almost certain to happen in oscillation-test. The theoretical analysis of a nonlinear oscillation behavior is provided in detail in Section IV. It also shows that the automatic gain control (AGC) technique should not be used in OTM, even though the AGC is a common technique in general oscillator design.
Virtual ground explosion is not a necessary condition for applying our technique. However, when it happens, our method can have extra information from it to increase the fault coverage. Without internal node monitoring to observe the virtual ground explosion, it is not easy to measure the amplitude even if we assume a dedicated high-resolution ADC for amplitude measurement. If we only measure the final oscillation output without internal node monitoring, many parametric faults do not vary the amplitude since the amplitude is already clipped to the power supply rails. Thus, maximizing the fault coverage for parametric faults will not be easy without monitoring the internal nodes and observing the virtual ground explosion.
F. Effect of Noise, Jitter, and Clock Synchronization
For analog and mixed-signal circuits, noise and clock jitter are always significant problems that make testing more difficult. Noise and jitter will cause errors in the signatures of CUTs. Also, for the TDM comparator scheme, clock synchronization is another problem that should be addressed since the oscillation starts asynchronously with TDM clock. In this section, we analyze how these problems affect our signature analysis technique. (22) Three error sources are shown in (22) , where the total error is the sum of the clock synchronization error , clock jitter error , and white noise . Flicker noise, which is also called noise, could be another significant noise source in low-frequency region, but it is ignored in our analysis since the white noise is dominant in the high-frequency region.
Let us suppose that the comparison timing for samples is given by (23) where is a clock period, is a random variable with uniform distribution representing the clock synchronization error, and is a Gaussian random variable representing the clock jitter.
is subtracted to show the first comparison will be done after a half clock period. and can be represented as the errors in oscillation amplitude caused by the sampling time errors as shown as (24) (25) Fig. 10 shows the ambiguous interval with the oscillation signal and the TDM clock. Since the clock is not synchronized with , there is a possibility of inaccurate counting in our technique. The comparison is done at the falling edge of the clock. However, since the clock is not synchronized with , the first falling edge can be varied by and , which are shown in Fig. 10 as an ambiguous interval. The uniform and the Gaussian probability density function (pdf) of and are shown below. 
We will assume that the , where is the oscillation amplitude and is the oscillation frequency. The sequence of comparator input samples will be (28) First, we will analyze the effect of for the signature assuming and . The comparison error could happen if the noise is stronger than the oscillation signal. If , there could be an error in comparison and inaccurate counting may happen. In general, the comparison error is more likely to happen if is closer to the reference signal. If we assume that is the closest sample to the reference signal, the amplitude of will be . We can see that the oscillation amplitude will be determined by oscillation frequency times the inverse of TDM clock frequency. Table I shows the amplitude of the first sample for different values of . From (15), we can see that equals if is one. Therefore, the white noise will cause an error for the TDM comparator scheme when nominal is significantly large. In order to analyze the effect of noise, the initial samples of (28) , which are susceptible to noise, can be rewritten assuming and , where . The approximation is done by when
The initial samples may be incorrectly counted when the noise power is stronger than the signal power. There will be no incorrect counting after several samples, however, since the signal power is increased as sampling time increases. If we assume that the noise power is , which is a pessimistic assumption in most analog circuit designs, only the first sample may be counted incorrectly by our scheme. The incorrect count may reduce the counter value by 1, which causes 0.1% error in the signature when the . As we can see from the simulations in Section V, it will cause an insignificant error for the fault coverage. The above analysis was done for only . Now, if we consider both and and repeat the equations for , then it will be For well-designed digital clocks, the amount of jitter will be less than 10% of the clock period. If we assume 10% jitter and the maximum variation of , the possible value of the first two samples can be calculated as (33) (34) If both and are zero, then the first sampling time will be from (23), which is the falling edge shown in Fig. 10 . However, since we are assuming the maximum variation of and 10% variation of , the ambiguous interval for the first sample is from 0 to . It is clear that only the first sample may be affected by white noise. The second sample's signal power varies from to , but it is above the assumed noise power of . Since the clock is not synchronized with , the counted value will have the possible error of . The accuracy of indirect measurement of oscillation frequency can be estimated from (15) . By increasing the typical value of , the effect of the ambiguous interval can be reduced.
IV. ANALYSIS OF OSCILLATION BEHAVIOR
Two important issues are discussed in this section. The first is the differences between the OTM oscillators and the general oscillators. The second is the theoretical analysis of OTM oscillation behavior, which explains why the amplitude measurement is essential.
A. Differences Between OTM Oscillators and General Oscillators
The design of oscillators has been an important topic for communication systems, radio frequency (RF), and phase-locked loop (PLL) circuits [25] [26] [27] . The OTM oscillator design, however, has significant differences from the general oscillator design. In order to understand the oscillation-test methodology completely, it is essential to analyze the differences. As shown in Fig. 11 , the component variations cause the oscillation frequency and amplitude variations. The component variations such as resistance and capacitance variations are represented as , , and . Although the dimensions of component variations could be much higher, they are shown here as three-dimensions for simplicity. Fig. 11(a) shows a case for a general oscillator design, which has a AGC feedback to control the gain of the nonlinearity. In general, the variations of oscillation frequency and amplitude are minimized by the feedback mechanism in the AGC, while the OTM oscillator in Fig. 11(b) allows the component variations to change its frequency and amplitude. The main goal of a general oscillator designer is to build a circuit that has a well-defined oscillation frequency and amplitude, and to stabilize the frequency and amplitude even if the circuit components vary.
In contrast, the goal of the OTM oscillator designer is significantly different from that of the general oscillator designer. The OTM designer tries to detect the variation of components by measuring the oscillation frequency or amplitude. In other words, the goal is not the stabilization of the oscillator. In addition, any AGC circuit will just hide the information about the component variation and significantly affect the fault detectability. Therefore, it would not make sense to use AGC for OTM. Furthermore, the hardware overhead of an AGC circuit will drastically reduce the advantage of OTM, which is the simplicity of BIST implementation. Simple limiters rather than AGC have been used exclusively in most OTM for these reasons. The limiters are discussed in the next section.
The statistical fault classification techniques [7] [8] [9] [10] described in Section I can be applied to model the tolerance margin of the oscillation frequency and amplitude in Fig. 11 . Applying these techniques can further increase the fault coverage, but the statistical fault classification is beyond the scope of this paper.
B. Describing Function Analysis
The simple linear oscillator design technique is to place poles on the imaginary axis of the complex frequency plane. However, linear oscillators exist only on paper. In practice, parasitics will cause the poles to be inside the left half plane. Therefore, any practical oscillator must include some form of regeneration to ensure that the poles are initially located in the right half plane and hence that the oscillation is created [25] [26] [27] , [29] . In addition, the amplitude stabilization mechanism must be added to pull the poles back toward the imaginary axis until a stable value for the amplitude is obtained. Fig. 12 shows a bandpass-based oscillator model, which consists of a bandpass filter with positive feedback [29] . Oscillation frequency and amplitude control can be implemented with either a limiting type stabilization scheme or an AGC scheme as shown in Fig. 12 .
Since all practical oscillators depend on nonlinearities, the well-developed linear system analysis techniques such as the laplace transform cannot be used for oscillator analysis. A common technique for the analysis of nonlinearities is to use the describing function [27] [28] [29] , which relates the input and output of the nonlinear function by linear relationship. By assuming the nonlinearity function as an ideal relay and applying the describing function technique, the oscillation frequency and amplitude of the bandpass-based oscillator in Fig. 12 can be expressed as (35) where denotes the saturation level of an ideal relay [29] . From these equations, we can clearly see that the oscillation frequency and the oscillation amplitude have different sensitivities to circuit components. The oscillation frequency depends only on the pole frequency of the bandpass filter. The quality factor does not affect the oscillation frequency at all, but it determines the oscillation amplitude. This analysis explains why previous research [19] , [21] , [23] has shown experimental results that the oscillation frequency alone is not sufficient to achieve high fault coverage, and that the measurement of oscillation amplitude is essential to improve the fault coverage. In other words, the oscillation frequency alone can measure only a portion of the circuit specification. 
TABLE II ROUTH-HURWITZ LIMIT CYCLE DETERMINATION
The simplest limiter circuit to implement an oscillator is a digital inverter, which has been commonly used in OTM designs. The opamp's saturation has also been used as a limiter when CUT has high gain [16] . Both techniques are used in the benchmark circuits in Section V. The state variable filter in Fig. 16 [16] has the bandpass gain of 4.5, and saturation is used as a limiter for minimum hardware overhead.
Despite the fact that direct feedback with opamp saturation was used in OTM, no theoretical analysis had been conducted previously. The saturation function in Fig. 13 models the function in Fig. 12 . The gain in Fig. 12 is 1 in this case. The describing function for saturation is given in (36) [28] (36) When the linear function in the oscillator system is represented as and the nonlinearity by the describing function , the characteristic equation of the positive feedback system will determine the oscillation frequency and amplitude according to the Routh-Hurwitz rule in Table II [28] . The characteristic equation of interest, is where and , since the saturation of the circuit does not change the gain of the circuit in its operating point, and the saturation level is determined by power supply rails. By using Table II , we can determine the analytical solution of the oscillation frequency and amplitude . When the describing function for the nonlinearity is not simple, polar plots can be useful as a graphical limit cycle determination tool [27] , [30] . Figs. 14 and 15 show plots for the bandpass gain of 4.5 and 0.9, respectively, for the same state variable filter architecture. The characteristic equation is rearranged, so the circuit's limit cycle can be decided at the point of . Fig. 15 does not have any point where two curves intersect, indicating that it will not oscillate.
In general, when the gain is lower than 1, the bandpass circuit is not going to oscillate by the direct feedback connection. In order to convert the CUT into an oscillator in this case, an inverter can be used as a limiter, then the circuit will behave as the bandpass-based oscillator with an ideal relay.
The experimental results in Section V show that the oscillation frequency of the state variable filter is approximately 30% lower than the predicted frequency in the describing function analysis. This discrepancy can be explained by reviewing the limitations in assumptions of the describing function.
1) The describing function analysis has assumed an ideal sinusoidal input to the nonlinear function.
2) The saturation function is ideal and does not have phase lag.
3) The opamp and other circuit components are ideal, in addition to the assumption that no slewing of the opamp happens. The real oscillation frequency and amplitude would deviate from the mathematical analysis since the assumptions for the describing function may not be accurate. For example, the finite slew rate of the real opamp can decrease the oscillation frequency since the phase lag associated with the slew limiting causes a shift in oscillation frequency. Also, the function for the opamp's saturation may have extra phase lag, and the real oscillation frequency is likely to be lower than the frequency that was predicted by the describing function.
The analysis in this section provides a theoretical proof that oscillation amplitude measurement is essential for higher fault coverage. The next section shows the simulation results with the proposed signature analysis technique, which measures both the oscillation frequency and amplitude indirectly.
V. SIMULATION RESULTS
In this section, simulation results are shown for two benchmark circuits. The state variable filter and the Sallen-Key filter from [16] are used to demonstrate how the fault coverage can be significantly increased by monitoring internal sensitive nodes with less test time.
A. State Variable Filter
Figs. 16 and 17 show a benchmark circuit [16] and its opamp for this simulation, respectively. The state variable filter is converted to an oscillator by controlling test mode (TM) switch. The opamp is a two-stage Miller compensated architecture with a class-A output stage. The oscillation of the CUT in Fig. 18 shows the nominal case oscillation waveforms for the bandpass output (BPO) and the internal node 3. The BPO signal has nominal oscillation frequency of 419 Hz, and its amplitude is clipped by the maximum output swing of the opamp.
It is interesting to notice that node 3 is the virtual ground of the opamp, and it should not have such a large signal transient during normal circuit operation. If we assume that the opamp has infinite output swing, the virtual ground will always perform its ideal small-signal behavior.
However, the practical opamp will have the maximum output swing, and if the oscillation signal approaches the maximum swing, the ideal behavior of opamps will no longer be guaranteed as was discussed in Section III-E. At this point, an ideal integration equation cannot be guaranteed, and the circuit falls into the virtual ground explosion state. In Fig. 18 , we can see that node 3, which is the virtual ground of opamp 2, starts to explode when the BPO signal starts to clip. The virtual ground explosion happens for other opamp inputs also whenever the output clips.
For these simulations, we use a single-component fault, in which we assume that a single perturbed component causes the output to go beyond its tolerance value. In order to determine the tolerance band, the allowable component deviations are assumed to be around the nominal value of each component. We calculated the oscillation frequency of the CUT with the variation of each component, and then the variation of oscillation frequency around its nominal frequency is determined as a tolerance band of the CUT. Table III shows tolerance bands for both the traditional OTM and our new analysis test scheme. Comparator outputs with and are inverted to have a small signature value. Tolerance bands for the TDM comparator are determined by the reference voltages in Table IV for the same 5% tolerance for all components. Table V show the signatures for the parametric faults. The first column shows the components in the circuit, and the second column shows the faulty values. The third column is the direct oscillation frequency measurement from simulations. The fourth column is the value to estimate the frequency indirectly. Equation (15) is used to calculate the indirect frequency in the fourth column.
The frequency of clocks and in Fig. 5 was 3 MHz and the measurement was done for only one oscillation cycle of the CUT, which takes 2.4 ms. Time-division multiplexing was done with three nodes, the BPO node for the value, and node 1 and node 2 for internal node monitoring. The clock frequency satisfies the minimum requirement in (19) .
However, the required test time for the conventional direct measurement of the oscillation frequency needs to be much longer. We assumed a frequency measurement time of 1.0 s since we need sufficient time to detect the small deviation of frequencies. Thus, our approach makes a significant difference in test time, which will result in significant reduction of manufacturing test cost. Table VI shows the comparison of test time.
The clocks for the TDM comparator, and , are each divided into three clocks, into , , and , and into , , and . The primary output, BPO, and internal nodes, node 1 and 2, were selected as measurement points for the proposed scheme. Simulation results for catastrophic faults show that both direct measurement of oscillation frequency and the proposed indirect scheme have good performance. Both schemes have 100% fault coverage for the catastrophic faults, which include all possible open faults and 30 randomly selected short faults between two nodes. An open fault and a short fault are modeled by a 10 and 1 resistor, respectively.
Even though both schemes have good results for catastrophic faults, we should notice that the test times are significantly different for the two techniques, 2.4 ms and 1.0 s, respectively, in these simulations.
Simulation results in Tables VII and VIII show the signatures for the parametric faults. In this case, since we have oscillation amplitude information for the internal nodes, the fault coverages are significantly higher. Our pass/fail decision was done for the value first. For those undetected faults, the node 1 and node 2 values are compared with the tolerance bands.
The numbers in bold face represent the signatures outside of the tolerance band, which indicate parametric faults detected by the internal node monitoring. The selection of internal nodes is done using the criteria in Section III-D. It is clear that the proposed scheme has higher fault coverage in these simulations. Through internal node monitoring, we detected all and Table IX shows the detectable fault limits for the state variable filter. The proposed scheme has significantly increased fault coverage by using a TDM comparator for the primary output and internal node monitoring. The internal monitoring nodes were specifically determined to detect the faults in R2, R6, and R7 in Table V . If even higher fault coverage is desired, additional monitoring could be done to further increase the fault coverage. Fig. 19 shows the sensitivity of the oscillation frequency and the amplitude for the primary output and two internal nodes. The was measured at the primary output, which is BPO in these simulations. We can see that the oscillation frequency has significantly different sensitivity for each component. For example, the R2 variation shows that the sensitivity of the oscillation frequency is low to the faults in R2. However, the sensitivity of node 1 is significantly higher. For the undetected faults in Table V , monitoring of node 1 and node 2 helps to increase the fault coverage significantly.
It should be noted again that the hardware overhead of the proposed scheme for internal node monitoring of oscillation frequency and amplitude would only be the two extra switches for the TDM comparator in the analog block. An extra counter would be the hardware overhead in the digital block.
B. Sallen-Key Filter
The Sallen-Key low-pass filter in Fig. 20 was used as the second benchmark circuit for the simulation. The reference voltages and tolerance bands are shown in Tables X and XI, respectively. In test mode, the negative feedback was applied through the inverter [16] . Simulation results in Table XII shows the signatures for the parametric faults. The accuracy of the indirect frequency measurement is again very high for the Sallen-Key filter.
The tolerance bands were determined by the same 5% tolerance for all components, as was done for the state variable filter. The same techniques were applied to increase the parametric fault coverage. During the testability analysis stage, five undetected faults were identified as seen in Table XIII . These parametric faults can be detected by monitoring node 2 and node 4. The selection of the internal nodes was done as in the previous section. Table XIV shows the measurement time for the Sallen-Key filter. The measurement of the proposed scheme was done for one oscillation cycle, but it can be repeated for several cycles to increase the tolerance to noise as was mentioned previously. For the parametric faults, direct frequency measurement results in five undetected faults. By monitoring extra nodes, it is possible to detect all undetected parametric faults. Fig. 21 shows the sensitivity of the oscillation frequency and the internal nodes for the Sallen-Key filter. Since the faults in R1, R2, and C1 are undetected in Table XIII , the adjacent nodes, node 2 and node 4, are monitored.
With a direct frequency measurement technique, the OTM has three undetected faults even for parametric faults as can be seen in Table XV . This emphasizes again the importance of an efficient signature analysis scheme to improve the test quality. Table XVI reveals that the OTM would have significant limitations in the fault coverage for several components. Especially for the faults in R1, even the short fault did not cause the oscillation frequency to deviate significantly. As we can see in Fig. 21 , node 4 has higher sensitivity to variations in R1.
VI. CONCLUSION
A comprehensive signature analysis scheme with minimum hardware overhead is proposed for oscillation-test methodology. With the TDM technique, we can select internal test nodes with only a simple switch and a counter for each test node. By monitoring sensitive internal nodes, we can have sufficient information to detect all catastrophic faults and most of the parametric faults. It is shown that the TDM comparator scheme significantly reduces the test time of oscillation-test with higher fault coverage. As an efficient BIST technique, the TDM comparator scheme measures the oscillation frequency as well as the amplitude of oscillation. In general, the maximum output signal swing of the operational amplifier will limit the oscillation amplitude, which makes the amplitude measurement a difficult problem. We have showed that this problem can be solved by measuring the internal node during the virtual ground explosion state, which we have explained using the benchmark circuit. We have also provided the describing function analysis to show that the amplitude measurement is essential for high fault coverage. With the state variable filter and Sallen-Key filter in our simulations, fault coverage for all open faults and randomly selected short faults is 100%. We also showed that the fault coverage for and parametric faults can be increased up to 100% by monitoring internal sensitive nodes.
